IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE



	Welcome United States Patent and Trademark Office
Help FAQ Terms IE	EEE Peer Review Quick Links Search Resul
Welcome to IEEE Xplore	Your search matched 4 of 943290 documents.
O- Home	
What Can I Access?	A maximum of 4 results are displayed, 25 to a page, sorted by Relevance in descending order. You may refine your search by editing the current search expression or entering a new one the text box.
O- Log-out	Then click Search Again.
Tables of Contents	extract* and timing model Search Again
	detrate and timing and model
Journals& Magazines	Results: Journal or Magazine = JNL Conference = CNF Standard = STD
O- Conference	
Proceedings — Standards	1 Timing model extraction of hierarchical blocks by graph reduction
Ottandaras	Moon, C.W.; Kriplani, H.; Belkhale, K.P.;
Search	Design Automation Conference, 2002. Proceedings. 39th, 10-14 June 2002 Page(s): 152 -157
O- By Author	rage(3). 132 137
O- Basic	
O- Advanced	[Abstract] [PDF Full-Text (646 KB)] IEEE CNF
Member Services	
O- Join IEEE	2 Automated analysis of timing faults in synchronous MOS circuits
O- Establish IEEE	Vanden Meersch, E.; Claesen, L.; De Man, H.; Circuits and Systems, 1988., IEEE International Symposium on , 7-9 June 1988
Web Account	Page(s): 487 -490 vol.1
Access the IEEE Member Digital Library	
Print Format	[Abstract] [PDF Full-Text (324 KB)] IEEE CNF
	General experimental method of parameter extraction for CMOS timing macromodels Wu, CY.; Jang, WY.; Wu, HJ.; Communications, Speech and Vision, IEE Proceedings I [see also IEE Proceedings-Communications], Volume: 135 Issue: 2, April 1988 Page(s): 39 -47
	[Abstract] [PDF Full-Text (688 KB)] IEE JNL 4 High-level circuit modeling for power estimation Schimpfle, C.V.; Simon, S.; Nossek, J.A.;
	Electronics, Circuits and Systems, 1999. Proceedings of ICECS '99. The 6th IEEE

International Conference on , Volume: 2 , 5-8 Sept. 1999

Page(s): 807 -810 vol.2